I. INTRODUCTION
The increasing demand for high data-rate A/D converters for the next generation of telecom systems implemented in nanometer CMOS technologies is motivating the exploration of new topologies of wideband ΣΔ Modulators (ΣΔMs) [1] - [6] . Among others, the use of resonation [4] and/or unity Signal Transfer Function (STF) [2] [3] are demonstrating to be good candidates for low-voltage implementation. On the one hand, loop-filter resonators allow to increase the effective resolution as compared with integrator-based noise-shaping filtering. On the other hand, by making STF unity, the integrators ideally process quantization error only, thus relaxing their requirements of amplifier gain non-linearity and output swing.
The above-mentioned strategies can be combined with cascade topologies in order to increase the order of the modulator whereas keeping stability and operating with low OverSampling Ratio (OSR) [5] [6] . However, the implementation of in-loop resonators requires using Backward-Euler (BE) or non-delayed integrators which makes their Switched-Capacitor (SC) implementation more difficult. This paper presents two novel topologies of cascade ΣΔMs intended for high-speed and low-voltage applications. Both modulators combine resonation techniques and unity STF. One of them is based on local resonation whereas the other one employs global resonation. In both cases, Forward-Euler (FE) instead of BE integrators are used, thus circumventing the implementation problems presented in the former architectures based on cascaded resonators.
The paper is organized as follows. Section II provides a background on previously reported resonation-based cascade ΣΔM architectures, which make use of unity STF and resonation. Section III describes the ΣΔ topologies proposed in this paper. Finally, behavioral simulations are shown in Section IV that demonstrate the benefits of the proposed architectures in terms of effective resolution and robustness to amplifier non-linearities and relaxed output swing requirements.
II. RESONATION-BASED CASCADE ΣΔM TOPOLOGIES
An efficient way to increase the resolution without penalizing the number of integrators consists of including resonators inside the modulator loop filter. Thus, the so-called local resonation technique has been used in ΣΔMs considering either single-loop [4] or cascade topologies [5] . In both cases, this technique allows to shift the zeroes of the Noise Transfer Function (NTF) from DC, thus distributing them in an optimum way such that the in-band noise can be minimized [1] .
In the case of cascade architectures, only the last stage normally uses resonation in order to reduce the complexity of the digital cancellation logic. As an illustration, Fig. 1 shows a cascade with local resonation in the last stage. This topology, originally presented in [5] , takes advantage of both the unity STF of the first stage and the feedforward path at the last one, thus obtaining relaxed output swing requirements.
Recently, a new kind of resonation strategy, named global resonation, has been applied to cascade ΣΔMs [6] . This new approach, illustrated in Fig. 2 for a fourth-order cascade architecture, is obtained by feeding back the quantization error from the last stage to the previous one. Note that this topology achieves resonation thanks to a global path that feeds back a scaled version of the last stage quantization error at the input of the first stage quantizer. If a linear model is considered for the embedded quantizers, the of the modulators in Fig. 1 and Fig. 2 is given by:
(1)
where stands for the inter-stage gain. Note that the zeroes of are a function of , whose value can be optimally chosen to maximize the Signal-to-(Noise+Distortion) Ratio (SNDR). Indeed, practical cases may lead to a resolution increase of up to approximately 10dB [6] .
Another conclusion that is derived from (1) is that increasing (to reduce the quantization noise) yields a reduction of the feedback coefficient (see Fig. 2 ). In practice, this results in a smaller capacitor ratio, which makes the electrical implementation more difficult and prone to circuit non-idealities.
III. PROPOSED CASCADE ΣΔM ARCHITECTURES
Previously reported resonation-based ΣΔMs like those shown in Fig. 1 and Fig. 2 require using BE or non-delayed integrators, [ ], thus complicating the electrical implementation. Instead, the proposed architectures use both local and global resonation strategies and include loop filters based on FE integrators that are more suited for implementing SC A/D converters than previous reported topologies. Fig. 3 shows the proposed (I) fourth-order ΣΔM architecture. This topology is a cascade architecture that implements local resonation with only FE or delayed integrators. The price to pay is that additional analog coefficients and a feedback path are needed. Note that this modulator is based on the one depicted in Fig. 1 with two modifications. The first one is the use of a second-order single-loop FE-integrator based resonator topology, proposed in [4] , in the last stage of the cascade. On the other hand, the use of unity STF at the first stage allows feeding the second stage with only one branch [3] [7] . Fig. 4 shows the second proposed topology, that makes use of unity STF at every stage whereas resonates through a feedback path from the last stage to the previous one, i.e. using global resonation.
A. Proposed cascade ΣΔM with local resonation

B. Proposed cascade ΣΔM with global resonation
However, as a consequence of using FE integrators, a scaled addition of the delayed last-stage quantization error is required at the input of the 1st-stage quantizer. Nevertheless, in order to overcome the implementation of the extra analog delay in Fig. 4 -and an additional inter-stage Digital-to-Analog Converter (DAC), marked with ⊗ for clarity, that provides the last-stage quantization error to the first stage-, a more efficient mode to Figure 2 . Fourth-order cascade ΣΔM with global resonation [6] . realize the global resonation with unity STFs stages is described below. Indeed, analysing the linearized Z-transform of Fig. 4 , the delayed quantization error of the last stage can be directly obtained as (2) This modification results in the architecture depicted in Fig. 5 . Note that, in addition to avoiding the use of both an extra analog delay and an inter-stage DAC, the ΣΔM in Fig. 5 requires only one analog coefficient ( ) to make the resonation, instead of the three coefficients [ , and ] in Fig. 3 , which simplifies the electrical implementation and reduces the sensitivity to circuit non-idealities.
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IV. SIMULATION RESULTS
In order to compare the performance of the proposed ΣΔM architectures (Fig. 3 and Fig. 5 ), several behavioral simulations has been done using SIMSIDES, a Simulink-based time-domain simulator for ΣΔ modulators [8] . All topologies operate with 4-bit internal quantizers, an inter-stage gain ( ) of 1, a 1-V reference voltage and a very reduced oversampling ratio of 4. In addition, all the following simulations include noise sampled by 0.25-pF capacitors at the first integrator. Also, the embedded DACs are assumed to be linear.
As an illustration, Fig. 6 compares the effect of resonation on the output spectrum of the proposed topologies to that of a traditional 2-2 cascade (MASH), for a -6dB Full Scale (dBFS) input level. Note that, thanks to the resonation, a notch -clearly visible in Fig. 6a -is produced close to the bandwidth in the proposed topologies.
The rounded optimal feedback coefficient that causes the resonation in the topologies depicted in Fig. 3 and Fig. 5 is , resulting in a shift of two zeroes of the from 0 to . Because of this optimum distribution of the zeroes, the in-band noise is minimized. This is better illustrated in Fig. 7 , where the SNDR is represented versus the input amplitude. In this example the use of resonation increases the resolution of the proposed architectures by roughly 10.5dB within the whole input range compared to a traditional cascade.
Another advantage of the proposed architectures comes from the use of unity STFs, yielding to the subsequent reduction of the amplifiers' output swing. This is illustrated in Fig. 8 by plotting the histograms of the integrator outputs in the architectures proposed in this work and those corresponding to Fig. 2 . In addition, a classical cascade 2-2 architecture is also included in the comparison for the sake of completeness. Note that the output swing requirements of the proposed topologies -only 0.15V for the 1st and 3rd amplifiers; and 0.1V for the 2nd and 4th ones-are smaller than the ones for the modulator of Fig. 2 and for the traditional cascade. This is translated into a better linearity of the proposed architectures. Figure 5 . Proposed (II) cascade ΣΔM with global resonation. The latter is illustrated in Fig. 9 by plotting the effect of amplifier gain non-linearity on the SNDR. In this simulation, a finite gain of 55dB is considered for all the amplifiers, while the gain second-order non-linearity of the first stage amplifiers is varied. Note that, compared with classical cascade architectures, the presented ΣΔMs have much better linearity performance.
CONCLUSIONS
Two novel topologies of cascade ΣΔMs have been presented. They combine a resonation-based loop filter with a unity STF to achieve very reduced output swing requirements for the amplifiers, whereas increasing the modulator resolution and its robustness with respect to non-linearities as compared to previous approaches. These characteristics make the proposed modulators very appropriate for the implementation of low-voltage wideband A/D conversion. 
